Turkish Journal of Electrical Engineering and Computer Sciences
Volume 27

Number 5

Article 47

1-1-2019

Investigation of the mechanism of transport across the poly/
monocrystalline silicon interface in polysilicon-emitter bipolar
transistors based on variations in the interface treatment process
SHAHRIAR JAMASB

Follow this and additional works at: https://journals.tubitak.gov.tr/elektrik
Part of the Computer Engineering Commons, Computer Sciences Commons, and the Electrical and
Computer Engineering Commons

Recommended Citation
JAMASB, SHAHRIAR (2019) "Investigation of the mechanism of transport across the poly/
monocrystalline silicon interface in polysilicon-emitter bipolar transistors based on variations in the
interface treatment process," Turkish Journal of Electrical Engineering and Computer Sciences: Vol. 27:
No. 5, Article 47. https://doi.org/10.3906/elk-1811-116
Available at: https://journals.tubitak.gov.tr/elektrik/vol27/iss5/47

This Article is brought to you for free and open access by TÜBİTAK Academic Journals. It has been accepted for
inclusion in Turkish Journal of Electrical Engineering and Computer Sciences by an authorized editor of TÜBİTAK
Academic Journals. For more information, please contact academic.publications@tubitak.gov.tr.

Turkish Journal of Electrical Engineering & Computer Sciences
http://journals.tubitak.gov.tr/elektrik/

Research Article

Turk J Elec Eng & Comp Sci
(2019) 27: 3923 – 3934
© TÜBİTAK
doi:10.3906/elk-1811-116

Investigation of the mechanism of transport across the poly/monocrystalline
silicon interface in polysilicon-emitter bipolar transistors based on variations in
the interface treatment process
Shahriar JAMASB∗
Department of Biomedical Engineering, Hamedan University of Technology, Hamedan, Iran
Received: 17.11.2018

•

Accepted/Published Online: 05.05.2019

•

Final Version: 18.09.2019

Abstract: Electrical transport across the poly/monocrystalline silicon (poly-Si/c-Si) interface has been investigated by
introducing variations in the interface treatment process affecting the thickness of the native oxide layer formed on the
silicon surface. The I-V relationship characterizing the resistance associated with this interface is extracted using an
improved open-collector method, which eliminates the inherent nonlinearity arising from the reverse active characteristics
of the bipolar transistor. The nonohmic behavior of the interface at low electric fields is demonstrated to be consistent
with direct tunneling through a rectangular barrier presented by an ultrathin interfacial oxide layer. An approximate
tunnel junction model is proposed that fits the tunneling current in the low bias regime, predicting the experimentally
observed increase in the low-voltage leakage current associated with ultrathin oxides. The thickness of the interfacial
oxide extracted by fitting the measured data to the proposed rectangular-barrier tunnel junction model is in good
agreement with reported experimental values. Finally, a relation between experimentally introduced variations in the
interface treatment process and the magnitude of the resistance associated with the interface is identified, which can be
quantitatively explained based on the direct tunnel junction model in terms of differences in the native oxide thickness.
Key words: Heterojunction bipolar transistor, polysilicon emitter, semiconductor-insulator interfaces, series emitter
resistance, tunneling

1. Introduction
Given the unceasing drive toward scaling and enhancement of the high-frequency performance of bipolar integrated circuit technologies, characterization and modeling of advanced bipolar transistors continue to generate
considerable research interest [1–4]. In particular, measurement and extraction of the emitter series resistance, rE , in silicon/germanium (SiGe) heterojunction bipolar transistor (HBT) device technology has been
the topic of recent investigations [5–7]. Accurate measurement of rE for model parameter extraction is of
critical importance for proper design of high-speed bipolar analog integrated circuits. As the emitter area is
reduced the emitter resistance increases inversely with the emitter area to the first approximation, causing
a severe degradation in the device transconductance. In addition, the voltage drop across the emitter series
resistance at high currents has a significant influence on the DC bias and contributes to device mismatch.
The poly/monocrystalline silicon (Poly-Si/c-Si) interface present at the emitter of polysilicon-emitter bipolar
transistors has also attracted significant recent interest as a passivating contact enhancing silicon solar cells
conversion efficiency [8–10]. As compared with traditional bipolar transistors employing metal-contacted emit∗ Correspondence:
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ters, in advanced bipolar transistors using polysilicon emitters such as SiGe HBTs an increase in the current
gain, β , resulting from a corresponding decrease in the back-injected component of the base current is obtained
at the expense of a rise in the emitter series resistance gain [11, 12]. Specifically, in SiGe HBTs rE comprises
the polysilicon sheet resistance, the resistance associated with the poly/monocrystalline silicon (Si) interface,
the resistance of the silicide-polysilicon interface, and the resistance of the standard ohmic metal-semiconductor
contact [7]. Considering the typical contribution of the different components of rE to the overall resistance, the
observed increase in the emitter series resistance is generally ascribed to the poly/monocrystalline Si interface,
where an ultrathin oxide layer is formed between the emitter polysilicon and the base region prior to deposition
of polysilicon [12]. Furthermore, rE exhibits a grossly nonohmic behavior at low emitter currents, which is
presumed to be associated with the mechanism of carrier transport across the emitter interface. In fact, based
on theoretical calculations, the back-injected component of the base current has been argued to result from
tunneling of holes through the interfacial oxide [13].
Although tunneling through the interfacial oxide has been studied theoretically [13, 14], it has not been
demonstrated based on actual measurements of the current flow through the emitter terminal. According to the
only empirical investigation focusing on direct tunneling across the polysilicon emitter interface, a rectangularbarrier model for tunneling can be justified indirectly based on the IB − VBE characteristics of the device
given the proportionality of the tunneling current flowing through the emitter terminal to the base current [15].
Estimation of the tunneling current using the base current, however, requires that the bias dependence of the
base resistance as well as current gain roll-off at low collector currents be taken into account. One of the main
challenges in experimental verification of a proposed mechanism for transport across the emitter interface is
to distinguish between the nonlinearity characteristic of the specific mechanism and the nonlinearities inherent
to the DC operation of the bipolar transistor. The inherent nonlinearities, which commonly influence the
measurement results obtained using the popular open-collector method for characterization of rE , are due to
the Kirk effect and the substrate bias [16, 17]. In this work, the nonlinear I-V characteristics associated with
transport across the polysilicon emitter interface are extracted based on correction of the standard open-collector
method. The nonohmic behavior of the interfacial resistance is evaluated to determine whether direct tunneling
is the dominant transport mechanism. An approximate model for direct tunneling is proposed to achieve an
accurate fit to the measured tunneling current traversing ultrathin oxides in the low bias regime, where an
increased leakage current is commonly observed. In addition, existence of a relation between experimental
variations in the interface treatment process and the value of the interfacial resistance is investigated based on
the rectangular tunnel junction model.
2. Materials and methods
In this section relevant experimental details of the device fabrication process employed are presented. In
addition, the experimental setup for the measurement of the emitter series resistance under open-collector
conditions using the semiconductor parameter analyzer is specified. In order to study the mechanism of
transport across the polysilicon/monocrystalline Silicon interface, the nonlinear device characteristics impacting
the measurement of the interfacial resistance have to be corrected. To this end, an improved-open collector
method is introduced for measurement of rE , which allows isolation of the nonlinear characteristics arising
specifically from the nonohmic behavior of the interfacial resistance. Finally, the dependence of the emitter
series resistance on the thickness of the interfacial oxide is evaluated based on experimental variations in the
interface treatment process known to affect the native oxide thickness.
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2.1. Device fabrication
The bipolar transistors used for the study of transport at the poly-Si/c-Si interface were fabricated in a 0.8 µ m
BiCMOS process employing standard LOCOS techniques. A lightly doped 10 Ω cm p -type (100) oriented wafer
was employed as the substrate material in which the n+ buried layer regions were formed by using an antimony
implant followed by a diffusion step. A thin ( 1.1 − 1.5 µ m) arsenic-doped epitaxial layer with an approximate
resistivity of 1 Ω cm formed the collector region. The base regions were patterned and ion-implanted using
boron. Arsenic-doped LPCVD polysilicon was employed to form the emitter contact. The final doping profile
was characterized by approximate junction depths of 0.1 µ m and 0.2 µ m for the base-emitter and base-collector
junctions, respectively, with the doping concentrations of the collector, base, and emitter approximately equal
to 5 × 1015 cm −3 , 4 × 1017 cm −3 , and 1020 cm −3 , respectively. The mask dimensions of the emitter width
and length were 3 µ m and 1.2 µ m, respectively.
2.2. Device characterization
Measurements of the emitter series resistance were carried out under open-collector conditions using the
HP4145A semiconductor parameter analyzer. Specifically, with the emitter grounded the external base current, which flows across the base-emitter junction into the emitter under OC conditions, was swept using a
stimulus/monitoring unit (SMU). Another SMU was used to force the collector current to zero simultaneously,
allowing measurement of the floating collector voltage. The resolution of the HP4145A over the range of the
measured collector voltages is 1 mV. For more sensitive voltage measurements the HP4156 was used, the 2 µ V
resolution of which is roughly three orders of magnitude higher. Measurements were performed under dark
conditions.
2.3. The improved open-collector method
The standard open-collector method is a common and widely studied measurement method for direct extraction
of the emitter series resistance [17, 18]. In this method, with the collector left floating, the externally applied
base current, IB , flows across the base-emitter junction into the emitter terminal, and IE = IB . With IC = 0
the transistor is driven to operate in the saturation region. Using the Ebers–Moll model the measured collectoremitter voltage for an npn transistor operating in the saturation region, i.e. VCES , can be expressed as
VCES = −(

kT
)lnαI + rE IE ,
q

(1)

where αI represents the common-base current gain in the reverse active mode, which is given by the ratio of
the emitter to the collector current; IE is the emitter current corresponding to the externally applied base
current; and finally T , k , and q denote the absolute temperature, the Boltzmann constant, and the charge of
an electron, respectively. The value of the emitter resistance rE is obtained by measuring VCES as a function
of the applied base current. If the common-base current gain, αI , is assumed to be independent of the emitter
current, from Eq. (1), the value of rE will be given by the slope of the VCES − IE plot.
While the open-collector (OC) method is a convenient DC characterization method, the nonlinearities
commonly present in the VCES − IE characteristics render the extraction of a bias-independent value for
rE represented by

∂VCES
∂IE

complicated, causing ambiguity in interpretation of the measurement results. The

nonlinearities arise from the characteristics of the transistor in the reverse active mode, as well as the nonlinearity
ascribed to high-injection effects including conductivity modulation due to the Kirk effect [16, 17]. The emitter
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series resistance is generally considered to be the slope of the VCES − IE plot corresponding to higher emitter
currents, for which high injection effects are relevant. Therefore the nonlinearity observed in the high-current
region has been attributed to the lack of inclusion of the high-injection effects in the Ebers–Moll model [16, 17]
describing the OC characteristics given by Eq. (1). However, in the low-current region, where the nonlinearity
is speculated to result from transport across the emitter contact, high injection effects are inconsequential. The
nonlinearity originating from the high injection effects can be considered as an inherent source of nonlinearity,
which is independent of the specific structure of the emitter contact. Another source of inherent nonlinearity
emanating from the reverse characteristics of the transistor is the variations in the reverse current gain αI with
the emitter current given by the first term in equation Eq. (1). An estimation technique involving postprocessing
of the measured data has been developed based on measurement of the reverse characteristics of the transistor to
improve the accuracy of the OC method. In particular, by characterizing αI as a function of the emitter current,
a corrected open-collector voltage VCEScor can be calculated from VCEScor = VCES + ( kT
q )ln(αI ) = rEcor IE .
The slope of the VCEScor − IE plot, rEcor , specifies the corrected value of the emitter series resistance.
2.4. Variation of the interface treatment process
In order to assess the dependence of the emitter series resistance on the interfacial oxide, the improved opencollector method was applied to measure rE in devices belonging to a split lot of wafers fabricated in the given
BiCMOS technology receiving two different interface treatments. The oxidizing RCA-1 cleansing treatment
followed by a brief 5-s etch in 50:1 DI:HF (deionized water to HF ratio) was performed prior to polysilicon
deposition on a number of wafers, while the remaining wafers in the split lot only received a 15-s etch in 50:1
DI:HF etch prior to polysilicon deposition so as to remove any interfacial oxide.
3. Experimental results
The nonohmic behavior of the emitter contact at low emitter currents was characterized based on the proposed
corrective scheme in order to evaluate direct tunneling as the mechanism of transport across the interface. In
addition, dependence of the emitter series resistance on variations in the interface treatment process, which
influence the native oxide thickness was evaluated.
The improved OC method was employed to characterize the interfacial component of the emitter series
resistance in npn implanted-base Si bipolar junction transistors (BJTs) with polysilicon emitters fabricated in
the given submicron BiCMOS process. It is noteworthy that the trade-off between a high value of current gain
and a large value of emitter resistance observed with regard to the devices characterized in this work also applies
to the operation of more advanced devices employing epitaxial bases. This is due to the fact that implanted-base
Si bipolar junction transistors and epitaxial-base HBTs basically share an identical structure for the emitter
contact. Specifically, regardless of whether the base material is SiGe or plain Si, an advanced npn silicon-based
bipolar transistor employs a relatively thick arsenic-doped n+ polysilicon film in the emitter [11, 19]. The
typical measured VCES − IE characteristics obtained using the standard OC method and a plot of the slope of
these characteristics representing rE are shown in Figure 1 and Figure 2 respectively. Evidently, the emitter
series resistance is characterized by grossly nonohmic behavior at low emitter currents, which may be attributed
to the interfacial resistance. At higher bias currents, the nonlinearity is less severe as confirmed by the relatively
ohmic behavior of the VCES − IE characteristics, represented by the reletively constant value of the slope. As
pointed out, the slope of the characteristics in the high-bias regime is commonly adopted as the value of rE .
The correction scheme was applied to the measured VCES − IE characteristics obtained using the standard
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open-collector method. In particular, the nonlinear term in Eq. (1) was eliminated based on measurement of
αI , whose typical dependence on emitter current is shown in Figure 3, allowing determination of the corrected
open-collector voltage VCEScor as a function of IE . The slope of the VCEScor − IE thus obtained represents
the corrected value of the emitter series resistance, which is compared with that obtained using the standard
open-collector method in Figure 4. As indicated, applying the improved OC method to characterize rE leads
to improvements in accuracy on the order of 10 percent.
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Figure 1. Collector-emitter saturation voltage, VCES ,
versus emitter current, IE , measured using the standard
open-collector method with floating substrate.
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Figure 2. Series emitter resistance, rE , versus emitter
current, IE , measured using the standard open-collector
method with floating substrate, AE = 3 µm × 1.2 µm .

The dependence of the emitter series resistance on the thickness of the interfacial oxide was also evaluated
based on experimental variations in the interface treatment process. Notably, application of an oxidizing
cleansing treatment, such as the RCA cleansing procedure, prior to polysilicon deposition is known to lead
to formation of a thin oxide layer, while a nonoxidizing precleaning treatment followed by a hydrogen fluoride
(HF) etch can be employed to remove the interfacial oxide. The variations of rE with IE determined based
on the improved OC method for a device whose processing involved the RCA procedure as well as those for a
transistor undergoing only the HF etch prior to polysilicon deposition are shown in Figure 5. As is evident, at
a given emitter current the measured value of the emitter series resistance corresponding to the RCA cleansing
procedure was significantly higher than that for devices undergoing only the HF etch in the low emitter current
range, indicating that a smaller value of rE is obtained as the interfacial oxide thickness is reduced. Using
the more sensitive HP4156 semiconductor parameter analyzer the value of the emitter series resistance at
VCEScor = 40 mV corresponding to the RCA cleansing procedure was determined to be approximately 275 Ω
based on the improved OC method, while that associated with the HF etch at the same value of VCEScor
was approximately 40 Ω , indicating that a smaller value of rE is obtained as the interfacial oxide thickness
is reduced. Furthermore, Figure 5 indicates that the emitter resistance in RCA transistors exhibits a more
significant nonlinearity at low emitter currents.

4. Theoretical analysis
In this section an approximate model for transport across the emitter interface is developed to fit the experimental data obtained using the improved OC method.
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Figure 4. Measured versus corrected emitter series resistance as a function of emitter current, IE , based on the
open-collector method.

Figure 3. Typical variation of the common-base current
gain in the reverse active mode, with the emitter current
AE = 3 µm × 1.2 µm .
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Figure 5. Measured emitter series resistance as a function of emitter current, IE , based on the improved open-collector
method for two different surface treatment processes.

4.1. Modeling of transport at the poly/monocrystalline silicon interface
The nonohmic behavior of the emitter series resistance has been theoretically evaluated based on a tunnel
junction model by assuming the presence of a rectangular potential barrier at the emitter interface [13]. This
model, however, has not been verified empirically, presumably since measurement of the interfacial resistance
from the terminal characteristics of the transistor has turned out to be a difficult undertaking.
A model for direct tunneling across the Si/SiO 2 interface proposed for MOSFETs has been employed [20]
to determine whether tunneling through a rectangular barrier occurs across the emitter interface. This model
was proposed as an enhancement to a widely employed model for direct tunneling across the MOSFET gate
oxide [20] to allow for the tunneling current to approach zero as the oxide voltage tends to zero. According to
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this model, for a rectangular barrier the tunneling current density, Jte , is given by [20]:

Jte

]
[

3
 B 1 − (1 − qVϕox ) 2 
b
2
= AEox
exp −
,


Eox

where Eox is the electric field across the oxide given by

Vox
tox

(2)

with Vox and tox representing the oxide voltage

and the thickness of the oxide, respectively, and the preexponent A with units of A/V 2 and the parameter B
with units of V/m are given by the following expressions:
A=

q 3 me
,
8πhmox ϕb

(3)

1/2

B=

8π(2mox ) ϕb 3/2
,
3hq

(4)

where me and mox denote the free electron mass and the carrier effective mass in the oxide, respectively; h
is Plank’s constant; and ϕb represents the barrier height for the electron associated with electron tunneling
from the conduction band. According to Schuegraf’s model given by Eq. (2), absent the dependence of the
√
exponential term on Eox , a linear relationship exists between Jte and Vox . This is in fact the case in the low
bias regime where the exponential term in Eq. (2) becomes approximately constant in the qVox << ϕb range.
Specifically approximating (1 − q Vϕox
)
b

3/2

as (1 −

3qVox
2ϕb )

in the low-bias regime, the exponential term in Eq.
)
ox
(2) is simplified to the field-independent term exp − 3qBt
. Following the introduction of an experimental
2ϕb
(

fitting parameter n , Eq. (2) yields an expression for the tunneling current density as follows:
(
Jte =

2
AEox
exp

3qBtox
−
2nϕb

)
.

(5)

The parameter n is an ideality factor with a nominal value of unity, which can be adjusted to obtain an
accurate fit to the measured gate current characteristics. In practice, the value of n can be extracted from the
experimental data based on an independent measurement of oxide thickness, e.g., using ellipsometry.
Presence of a rectangular barrier at the emitter interface is confirmed by fitting the I-V characteristics
of the interfacial resistance obtained using the improved OC method to the approximate tunnel junction model
given by Eq. (5) derived from Schuegraf’s direct tunneling model. Noting that VCEScor is equivalent to the
potential drop across the emitter resistance, the existence of a tunneling current flowing through the emitter
terminal can be determined by examining whether a linear relation between the square root of the emitter
√
current density, JE , and VCEScor holds. Applying the proposed corrective scheme to typical VCES − IE
√
characteristics obtained using the standard OC method, in fact, indicates that JE exhibits a strong linear
correlation with VCEScor in the 40 mV< VCEScor < 130 mV range as demonstrated in Figure 6. The modeledversus-measured fit of Figure 6 was obtained using the typical values mox = 0.40me with the free electron mass
me = 9.1 × 10−31 kg, and ϕb = 3.1 eV and n = 1.218. The value of the oxide thickness can be estimated based
√
on the extension to Schuegraf’s model using the JE − VCEScor data of Figure 6. To this end, the expression
(
)
(√ )
√
ox
from the proposed model given
for the slope of the Jte versus Vox curve is derived as toxA exp − 3qBt
2nϕb
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by equation Eq. (5). Based on this expression for the slope, tox is extracted to be approximately 4.9 Å given
the experimental value of the slope indicated in Figure 6.
The approximate model proposed as an extension to Schuegraf’s model fits the measured gate current
versus gate bias characteristics in the sub-0.5 V range in MOSFETs featuring gate oxide thicknesses in the range
of a few tens of nanometers. Specifically, data presented in support of a semiempirical model for gate tunneling
currents [21] has been fitted to the approximate model given by Eq. (5) producing the linear, modeled-versus√
measured Jg − Vox characteristics of Figure 7 using mox = 0.40me , ϕb = 3.1 eV, and n = 1.25 . Based on
(√ )
(
)
√
ox
the expression for the slope of the Jte versus Vox curve derived from Eq. (5), namely toxA exp − 3qBt
,
2nϕb
the oxide thickness is extracted to be 24.8 Å using the experimental characteristics slope given in Figure 7. The
extracted value matches that obtained based on the semiempirical model of Lee et al. [21] exactly.

√
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√
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Figure 6.
JE − VCEScor obtained using the improved
open-collector method AE = 3 µm × 1.2 µm .
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√
Figure 7. Modeled-versus-measured Jg − Vox obtained
using the proposed extension of Schuegraf’s model for electron tunneling from the conduction band based on data
reported by Lee et al. [20].

4.2. Modeling of the interfacial emitter resistance
Given the empirical evidence supporting a rectangular-barrier tunnel junction model for the emitter contact,
Eq. (2) can be employed to readily obtain an approximate expression for the interfacial component of the
emitter resistance. Expressly, since the interfacial resistance is associated with the low-bias regime, we may
3/2

)
apply the approximation (1 − q Vϕox
b

≈ 1 for qVox << ϕb , based on which Eq. (2) gives the expression for

the electron tunneling current as follows:
(
2

Ite = Atj AEox =

Atj A
tox 2

)
Vox 2 ,

(6)

where Atj represents the area of the tunnel junction. Therefore, using Eq. (6), the interfacial component of the
(
)
1
emitter resistance, rEIntrf c , defined as rEIntrf c =
for a given operating point VCES0cor , IE0 , can be
∂IE
∂VCES
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written as:

(
rEIntrf c =

tox 2
2AE AVCEScor

)
,

(7)

where AE denotes the emitter area and is equivalent to Atj . Thus, the experimental results on the variation
of the emitter series resistance with the interface treatment process may be evaluated quantitatively in terms
of the simple expression for rEIntrf c given by Eq. (7). In particular, considering the reciprocal of the ratio of
the measured emitter series resistance associated with the RCA cleansing treatment to that resulting from the
HF etch treatment at VCEScor = 40 mV, namely 40/275 = 0.145, from Eq. (7) we expect the thickness of the
√
interfacial oxide for devices receiving the HF etch to be 0.145 = 0.38 times that for the transistors subject
to the RCA procedure. Therefore, assuming that the tox = 4.9 Å value extracted from the JE − VCEScor data
for devices having received the RCA treatment is valid, the thickness of the interfacial oxide for devices subject
to the HF etch is expected to be about 1.9 Å. This value is close to the typical accuracy of the ellipsometry
technique, implying that the 15-s HF etch has substantially removed the native oxide. This implication is
confirmed by the relatively small variation in the emitter resistance in the device having received the longer HF
etch as indicated in Figure 5. However, the nonlinear behavior still persists at lower emitter currents, indicating
that the oxide has not been completely removed.
5. Discussion
An elaborate interpretation of the OC measurement results was proposed by Gabl et al. [17] based on a detailed
model for the measurement-induced nonlinearity under conditions of high-level injection at the collector and
the base. Given the absence of high injection effects in the low-field bias range relevant to characterization of
tunneling, the simple approach employed herein to correct the OC method proved adequate for identification
of the transport mechanism at the emitter interface. Specifically, this approach allowed characterization of the
electron tunneling current traversing the native oxide present at the poly/monocrystalline silicon interface in
the absence of electrical contact to the active emitter region. A reasonable value of 4.9 Å extracted for the
interfacial oxide thickness from the experimental data based on the extension to the direct tunneling model of
Schuegraf et al. [20] was obtained without adopting the effective mass and barrier height as fitting parameters.
This value is also in agreement with the typical value of 6.7 Å reported for the thickness of the native oxide
formed on the surface of a bare silicon wafer exposed to room-temperature air in a clean room over a period of
7 days [22]. For the devices characterized in this work, which had received RCA treatment prior to polysilicon
deposition, the extracted value of oxide thickness was lower than the typical value of 20 Å reported for the
oxide thickness at heat-treated, poly/monocrystalline interfaces [23]. The latter observation may be partially
explained by the 5-s HF dip performed following the RCA-1 procedure. Nevertheless, the extracted value may
not be accepted as the thickness of the native oxide at the polysilicon emitter interface without independent
confirmation, e.g., based on the ellipsometry technique.
Schuegraf’s model has been noted to overestimate the tunneling current in the low bias regime, failing to
provide an accurate fit to the experimental data in the sub-1-V gate bias range, where a significant oxide leakage
current is observed [21]. Accordingly, Lee et al. [21] proposed an elaborate semiempirical model incorporating
a correction function, which accounts for the empirical data over the whole bias range and permits accurate
extraction of the oxide thickness. On the other hand, the results presented herein indicate that if the goal is
to obtain an accurate characterization of the leakage current in the low-bias regime, the approximate model
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proposed as a simple extension of Schuegraf’s model is adequate. Specifically, with the introduction of an
experimental fitting parameter, n , equivalent to an ideality factor, the proposed extension accurately fits the
measured gate current data of Lee et al. [21], allowing extraction of an oxide thickness value, which is in good
agreement with that reported based on ellipsometry. In practice, the fitting parameter, n , enables attainment
of a reasonable match to experimental data by fitting the effective mass and the barrier height within a narrow
range so as to compensate for the inaccuracy resulting from the WKB approximation.
In another empirical investigation on tunneling across the polysilicon emitter interface Ricco et al. [15]
likewise identified direct tunneling through an ultrathin interfacial oxide as the dominant transport mechanism.
Specifically, assuming a constant tunneling probability it was established that the tunneling current density
varies with the square of the electric field across the oxide in the low-bias regime [15]. Considering the polysiliconinsulator-silicon interface as a metal-oxide-semiconductor (MOS) capacitor biased in the accumulation region
2

2
Ricco et al. et al. [15] gave the expression for the electron tunneling current density, Jte , as qvth Pe 2kTϵox
ϵSi t2 Vox ,
ox

where vth represents the thermal velocity of the electron, ϵSi and ϵox designate the dielectric constant
of Si and the oxide, respectively, and Pe is the electron tunneling probability. Given a constant barrier
height for the electron, using the WKB approximation, the electron tunneling probability can be expressed
[ ( √
) ]
as exp − 2 2mℏ ox ϕb tox with ℏ denoting the reduced Plank’s constant. The expression for the slope of the
√
√
qAtj vth Pe ϵox
Jte versus Vox curve based on Ricco’s model is given by
2kT ϵSi ( tox ) ; using the latter expression, the
√
oxide thickness is extracted from the slope of the JE − VCEScor plot of Figure 6 to be roughly 7.3 Å with
vth = 105 m/s, mox = 0.40me , and ϕb = 3.1 eV. The value of tox extracted from the experimental data
presented in this work using Ricco’s model is in excellent agreement with the 7 Å value reported by Ricco et al.
[15] based on an indirect approach requiring simultaneous characterization of the current gain of the transistor.
The approximately 7 Å value for oxide thickness predicted by Ricco’s model is also in excellent agreement with
the typical value of 6.7 Å reported for the native oxide [22].
Moreover, Fowler–Nordheim (FN) tunneling through a triangular potential barrier can be ruled out as
the dominant transport mechanism at the polysilicon-emitter interface. Specifically, considering the expression
(
)
for the FN tunneling current density [24, 25] given by JtF N = AEox 2 exp − EBox , absence of the FN tunneling
)
(
as a function E1ox using
mechanism at the polysilicon-emitter interface has been verified by evaluating ln EJE
2
ox

typical VCEScor − IE characteristics and noting the lack of existence of a strong linear correlation between these
quantities [26]. The lack of dominance of FN tunneling at the emitter contact is consistent with the observation
that FN tunneling dominates for thicker oxides and is independent of thickness, whereas direct tunneling occurs
in thinner oxides at low fields [27]. Generally, direct tunneling is limited to oxides thinner than 50 Å, implying
that experimental constraints, such as current sensitivity of characterization tools and the effective device area,
limit observation of direct tunneling currents [20]. Presence of a triangular-shaped potential barrier, attributed
to dopant pile-up at the polysilicon emitter interface, has been inferred for those interfacial layers having received
RCA cleansing surface treatment [28]. Our analytical and experimental results, however, do not support this
assertion.
The observed variation in the magnitude of the emitter resistance in response to two different interface
treatments, namely the RCA-1 procedure and the etch in HF, can be explained in terms of the influence
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of the given treatment on the thickness of the interfacial oxide. Specifically, according to the expression for
the interfacial component of the emitter resistance derived using the approximate rectangular-barrier tunnel
junction model, this component varies in proportion to the square of the oxide thickness. The ratio of the oxide
thicknesses corresponding to each treatment estimated as the square root of the ratio of the corresponding
values of the measured interfacial resistance indicated that the native oxide thickness for devices receiving the
HF etch was reasonably smaller than that for devices undergoing the RCA procedure.
Conclusion
A correction to the OC method allowed extraction of the I-V characteristics of the nonlinear interfacial resistance
present at the polysilicon emitter contact, which was shown to fit an approximate tunnel junction model
corresponding to a rectangular potential barrier. The extracted value of the oxide thickness is in agreement
with that of the native oxide that forms on the surface of silicon at room temperature. An approximate model
for the tunneling current through thin interfacial oxides was proposed that fits the experimental gate current
data in the low-bias regime, allowing accurate extraction of the oxide thickness. Finally, a simple rectangularbarrier tunnel junction model for the emitter contact was demonstrated to quantitatively explain the influence
of the variations in the interface treatment process on the magnitude of the interfacial resistance in terms of
differences in oxide thickness.
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